metadata/md5-cache/sci-electronics/iverilog-10.2


1
2
3
4
5
6
7
8
9
10
11
12

DEFINED_PHASES=install
DEPEND=app-arch/bzip2 sys-libs/readline:0= sys-libs/zlib:=
DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=6
HOMEPAGE=http://iverilog.icarus.com/
IUSE=examples
KEYWORDS=~amd64 ~ppc ~sparc ~x86
LICENSE=GPL-2
RDEPEND=app-arch/bzip2 sys-libs/readline:0= sys-libs/zlib:=
SLOT=0
SRC_URI=ftp://icarus.com/pub/eda/verilog/v10/verilog-10.2.tar.gz
_md5_=9fe4104a245392cdea2cb1101e623711